High Performance DSP core Implementation(Synthesis) Staff Engineer

Qualcomm · Delhi

  • Experience8–13 yrs
  • SalaryNot disclosed
  • Work modeonsite
  • Posted23 Sept 2026
Apply for this job

About Qualcomm

Qualcomm is hiring in Delhi in semiconductors electronics. This role looks for around 8+ years of experience.

Skills

  • MCMM synthesis
  • low-power design implementation
  • UPF
  • timing constraints
  • static timing analysis
  • timing closure
  • pipelining

The role

A design engineer at a semiconductor product company develops high-performance DSP cores using MCMM synthesis and low-power design implementation, optimizing timing closure through timing constraints, static timing analysis, and pipelining.

Full job description

Experience in all aspects of timing closure for multi-clock domain designs. . Should be familiar with MCMM synthesis and optimization. . Should have good understanding of low-power design implementation using UPF.

Experience with writing timing constraints for synthesis,STA,timing closure and pipelining at different levels for performance optimization and timing closure.