So… why is it free?

Employers pay when they hire through Elip. You're not the product — you're the talent it finds. No contracts, no card. Not useful? One message wipes everything. No hidden Pro tier. No “contact sales.” This is the entire pricing page.

DFT Design Engineer at Intel — Bengaluru

Experience8–10 yrs
SalaryNot disclosed
Work modehybrid
Levelexecutive
Posted12 Sept 2026

Apply for this job

About Intel

Intel is hiring in Bengaluru in semiconductors electronics. This role looks for around 8+ years of experience.

The role

Mid-level DFT Design Engineer role at a semiconductor manufacturer (Intel) designing, implementing, validating, and debugging Design-for-Test (DFT) solutions including TAP/JTAG and IJTAG, Boundary Scan (BSCAN), MBIST, and Scan/ATPG workflows. Requires TAP/JTAG, IJTAG (IEEE 1687), Boundary Scan (IEEE 1149.1), MBIST, Scan Compression, ATPG, Verilog/System Verilog, and Tcl/Perl/Python scripting. Hybrid work in Bengaluru, Karnataka, India (split time on-site at an Intel site and off-site).

Full job description

Job Details

Job Description:

Design, implement, validate, and debug Design-for-Test (DFT) solutions to ensure manufacturability, test coverage, and silicon quality across IP and SoC programs.Responsibilities include development and validation of TAP/JTAG and IJTAG infrastructures, Boundary Scan (BSCAN), MBIST, Scan/ATPG methodologies, and associated test collateral such as ICL, PDL, BSDL, and ATPG patterns. The role requires driving test access, pattern generation, coverage optimization, memory test validation, and debug of scan, at-speed, and silicon bring-up issues while ensuring robust DFT integration across the product lifecycle.The engineer collaborates closely with Design, Verification, Physical Design, Product Engineering, Manufacturing Test, and IP teams to ensure DFT readiness and signoff.Key responsibilities include RTL and Gate-Level Simulation (GLS) validation, root-cause analysis and resolution of DFT-related failures, adoption of DFT methodologies and best practices, and leadership of technical reviews and continuous process improvements.Required expertise includes TAP/JTAG, IJTAG (IEEE 1687), Boundary Scan (IEEE 1149.1), MBIST, Scan Compression, ATPG, Verilog/System Verilog, Tcl/Perl/Python scripting, DFT verification, silicon debug, and strong communication and technical leadership skills.

Qualifications

Candidate must have a Bachelor's Degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, or related field with 10+ years of experience OrMaster's Degree in Electrical Engineering, Microelectronics, VLSI or related field with 8+ years of experience.Scan Insertion, DFT features, RTL design for DFT and verification.

Job Type

Experienced Hire

Shift

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.